1. <tt id="5hhch"><source id="5hhch"></source></tt>
    1. <xmp id="5hhch"></xmp>

  2. <xmp id="5hhch"><rt id="5hhch"></rt></xmp>

    <rp id="5hhch"></rp>
        <dfn id="5hhch"></dfn>

      1. 碩士研究生的英文簡歷

        時間:2022-05-08 04:53:12 英文簡歷模板 我要投稿
        • 相關(guān)推薦

        碩士研究生的英文簡歷

         
        luBin wang

        碩士研究生的英文簡歷

        Male, born in 1980.1

        Signal and Information Processing

        Xidian University, Xi’an, Shaanxi, China.

        TEL:

        Email:
         

        Job Desired

                 Signal Processing Algorithm Engineer

                 Electronic engineer with emphasis _disibledevent=EN-US style="FONT-SIZE: 10.5pt; FONT-FAMILY: Verdana">FPGA design and development

        Education

        9/2005–  now  M.S., Signal and Information Processing, Xidian University

        9/1998-7/2002 B.S., Electronic Information Engineering, Yanshan University

        Language

        English (CET-6)

        Especially adept at reading and writing English material for researching

        Experience, Knowledge

                 Computer knowledge: Windows, LINUX, MS Office Software

                 Team oriented, love to work in highly motivated teams

                 Good communication skills

                 In-depth understanding of special knowledge in the field of Signal and Information Processing

                 Programming skills: good experience in C and assembly programming languages for signal processing

                 Full competence in the design of digital filter and filter banks

                 Experience of system simulation with MATLAB

                 Skilled in using FPGA and Verilog-HDL for designing digital system, especially have a profound understanding of the algorithms implemented with FPGA for Digital Down-sampling Converter (DDC), Digital Up-sampling Converter (DUC) and Crest Factor Reduction (CFR)

                 Familiar with TD-SCDMA. Participated in the research and development of ZXTR R01 (Remote Radio Unit in the TD-SCDMA communication system) in the Xi’an R&D Center of ZTE among recently 10 months. Completed the FPGA designing and debugging of this system

        Publications

                 《An Efficient Algorithm for Designing Cosine Modulated Filter Banks with Linear Phase Satisfy Perfect Reconstruction》 ICCCAS 2007  2007.7  (indexed by EI)

                 《An Efficient Weighted Lp Algorithm for the Design of Non-uniform Filter Banks》ISPACS 2007 2007.10  (indexed by EI)

         

        【碩士研究生的英文簡歷】相關(guān)文章:

        英文簡歷模版(美國英文簡歷模版)06-15

        英文簡歷08-26

        國外英文簡歷與國內(nèi)英文簡歷的區(qū)別06-11

        英文簡歷45-標(biāo)準(zhǔn)英文簡歷.doc06-11

        英文簡歷60--我的英文簡歷.doc06-11

        英文簡歷82--英文簡歷模板.doc06-11

        英文簡歷83--英文簡歷模板.doc06-11

        英文簡歷59--我的英文簡歷.doc06-11

        國內(nèi)英文簡歷與國外英文簡歷的區(qū)別06-15

        國內(nèi)英文簡歷與國外英文簡歷區(qū)別08-05

        国产高潮无套免费视频_久久九九兔免费精品6_99精品热6080YY久久_国产91久久久久久无码

        1. <tt id="5hhch"><source id="5hhch"></source></tt>
          1. <xmp id="5hhch"></xmp>

        2. <xmp id="5hhch"><rt id="5hhch"></rt></xmp>

          <rp id="5hhch"></rp>
              <dfn id="5hhch"></dfn>