1. <tt id="5hhch"><source id="5hhch"></source></tt>
    1. <xmp id="5hhch"></xmp>

  2. <xmp id="5hhch"><rt id="5hhch"></rt></xmp>

    <rp id="5hhch"></rp>
        <dfn id="5hhch"></dfn>

      1. 電子開發工程師英文簡歷表格

        時間:2023-01-11 06:46:04 英文簡歷表格 我要投稿
        • 相關推薦

        電子開發工程師英文簡歷表格

          似乎對很多人來說,他們在實施簡歷書寫時,都會非常關注簡歷的外在效果,在很多人的認知里,只有那些外在效果十分出眾的個人簡歷,才能夠在遞交至招聘方手中受,吸引到他們的關注,并且在求職過程中增加就職的幾率性。但他們卻忽視了,太過于注重外在效果的個人簡歷有時也并不一定可以發揮出對他們而言比較滿意的效果。因為這種簡歷的制作往往會呈現出外在觀賞性效果強,而實際內容卻不佳的水準。

        電子開發工程師英文簡歷表格

          除了上面提及的問題之外,還有一點因素也是求職者必須有所關注的,那就是簡歷的敘述意義。其實價值的衡量標準在于簡歷的書寫理念。簡歷本身是一種表達能力非常強的表達方式,所以我們必須要關注它的敘述意義。若失去了簡歷能夠表達出來的運用意義,那么簡歷也很難凸顯出求職者的個人能力。

        Name: yjbys Hukou:Shanghai
        Residency:Shanghai Work Experience: 
        Current Salary:  Tel: 
        E-mail:www.ruiwen.com/jianli
        Career Objective
        Desired Industry: Electronics/Semiconductor/IC ,Science/Research ,Government ,Others ,Testing, Certification
        Desired Position: Senior Hardware Engineer ,Semiconductor Technology, Branch Office Manager ,Chief Representative ,Research Specialist Staff
        Desired address: Shanghai ,Hongkong ,Beijing ,Taiwan ,Macao Desired Salary: Negotiable
         Work Experience
        20xx/06—Present ***Company
          Industry: Electronics/Semiconductor/IC
        Intel Flash Engineering Department Individual Contributor
        Responsibilities:
        I have been working in Intel Flash Assembly & Test Engineering
        Department as an Individual Contributor since June of 20xx.
        Being Leader of ATE Yield team, I have been working with the team members to improve the products yield. Our efforts are paid off:
        1. The yield of year 20xx has been dramatically increased than that of year 20xx.
        2. The yield of all products, consecutively meets the goal.
        3. The total amount of cost saving due to yield improvement is more than $1 million compared with year 20xx. Being the Leader of Board Repair Team in ATE, I worked with my team members, setup a set of new procedure to replace the current one, I defined the schedule, divided the roles & responsibilities among team members, follow up the progress. Finally, the team has made a great cost saving of $2.5M in 20xx.
        Report Directly to: Department ManagerNumber of Subordinate: 14
        Reference: Bao Powel
        Achievements: Being Leader of ATE Yield team, I have been working with the team members to improve the products yield.
        Our efforts are paid off:
        1. The yield of year 20xx has been dramatically increased than that of year 20xx.
        2. The yield of all products, consecutively meets the goal.
        3. The total amount of cost saving due to yield improvement is more than $1 million compared with year 20xx. Being the Leader of Board Repair Team in ATE, I worked with my team members, setup a set of new procedure to replace the current one, I defined the schedule, divided the roles & responsibilities among team members, follow up the progress. Finally, the team has made a great cost saving of $2.5M in 20xx.
        20xx/01—20xx/05 Intel(Shanghai) Technology Development Ltd. Company
          Industry: Electronics/Semiconductor/IC
        Intel STTD-China Department Electronics Development Engineer
        Responsibilities:
        1. I had been working in STTD-China since Jan 20xx to May 20xx as a senior module engineer.
        2. At that time, as a main contributor of this project, we succeeded in developing a set of MASSIVELY PARALLEL CLASS TEST equipment, which is able to test more than 6700 units in one time.
        Report Directly to: Hopman Mark   Number of Subordinate: 14
        Reference: Bao Powel
        Reason for Leaving: I was transferred to Intel(Shanghai)Products Ltd. Company due to the internal re-organization in June of 20xx.
        Achievements: As a main contributor of STTD-China department, I co-work with my colleagues to succeed in developing a set of MASSIVELY PARALLEL CLASS TEST equipment, which is able to test more than 6700 units in one cycle.
        20xx/05—20xx/01 Nanyang University of Science & Technology
          Industry: Electronics/Semiconductor/IC
        Electronics & Electrical Engineering Department Research Fellow
        Responsibilities:
        1. I work in Electronics & Electrical Engineering Department of Nanyang University of Science & Technology as a Research Fellow.
        2. I majored at Gate Oxide Reliability Research in the duration.
        Report Directly to: Professor Pey Kin Leoh 
        Subordinate: 3
        Reference: Patrick Low
        Reason for Leaving: I completed the project which I undertook by myself, and want to do more challenging job.
        Achievements: In less than one year, I made a lot of experiments and acquired the wonderful data for the project by myself.
        Project Experience
        20xx/01—Present Assembly NPI (New Product Introduction)
          Project Description: To introduce more products into Intel Flash Assembly factory, I join Assembly NPI team and work as the team leader. I coordinate with IE, Planner, Marketing guy and Engineer to select new product items, do demo in factory, and then qualify it.
        Responsibility: I am working as NPI Team leader and coordinate all team members, define the NPI candidate, make Assembly build plan, follow up the progress.
        20xx/01—20xx/12 Marginal Electrical Boards Rescue
          Project Description: To rescue some electrical boards of testing equipment, a Task Force team was built up and led by me. We categorized each kind of board, made historical failure analysis on each kind of board and around &2.5 million dollars was saved finally.
        Responsibility: Being the team leader, I took the job of data analysis, define each member's role, make program plan, coordinate each team member and follow up the progress.
        20xx/10—20xx/05 Optimization the current Test Process Order for Flash Memory
          Project Description: To simplify the current Test procedure and enhance the working efficiency, a Task Force team has been called and started by me.
        Responsibility: Being the Project leader, I take the main responsibility, such as, design, plan, organize and implement.
        20xx/05—20xx/12 Test Yield of Flash memory Improvement
          Project Description: To improve the test yield of different products, a Task Force team was built up and led by me. Being the team leader, I worked with all team members to dig out the failure root cause for each product, defined action taken plan for each emergency case, coordinated each team member and make pro-active plan to avoided unexpected things happen.
        Responsibility: Being the team leader of Improving Test Yield, coordinate each team member, make program plan and follow up.
        Education and Training
        20xx/05—20xx/01 Nanyang University of Science & Technology Microelectronics Doctorate
          I worked in Nan yang University of Science & Technology as a Research Fellow. I major at Gate oxide Reliability research in the duration.
        20xx/03—20xx/03 Seoul National University of Korea Microelectronics Others
          I had been working in National Physical Lab of Seoul National University in Korea since March of 20xx to March of 20xx as a Post-doctor. Where I unhook the project of research & development of Carbon-Nan tube Biosensor. And only after one year, an EIS sensor based on CMOS technology has been successfully produced. And one SCI paper about it has been published in Semiconductor Science and Technology.
        20xx/03—20xx/03 Shanghai Institute of Microsystems and Information Technology,Chinese Academy of Sciences Information Technology Doctorate
        20xx/09—20xx/03 Nanjing University of Science & Technology Material Science and Engineering Master
          Being a master student of this period, I have published one EI paper about Super-fine metal power's electrical characteristics.
        20xx/09—20xx/07 Nanjing University of Science & Technology Material Science and Engineering Bachelor
        20xx/07—20xx/07 Assistant Engineer in Quality Verification Department, Boiler Factory in Zhengzhou city of Henan resistant Engineer in Quality Verification Department
        Professional Skills
        Language Skills: English: EXCELLENT
        Korean: AVERAGE
        Computer Skills: Technology   skilled 96Month
        SAP   understanding 8Month
        Certificate: 20xx/11  MCSE
        20xx/06  CET6
        Self-appraisal
        7 years working experience of Semiconductor Industry and where 2 years overseas working/study experience. Smart working, innovation thinking and very talented creative working model.

        【電子開發工程師英文簡歷表格】相關文章:

        電子工程師的英文簡歷表格05-08

        電子工程師英文簡歷表格06-07

        電子工程師求職英文簡歷表格05-08

        電子研發工程師英文簡歷表格05-09

        數據庫開發工程師英文簡歷表格05-24

        電子技術工程師英文簡歷表格05-26

        開發員英文簡歷表格05-19

        開發經理英文簡歷表格06-07

        WEB開發員英文簡歷表格06-06

        国产高潮无套免费视频_久久九九兔免费精品6_99精品热6080YY久久_国产91久久久久久无码

        1. <tt id="5hhch"><source id="5hhch"></source></tt>
          1. <xmp id="5hhch"></xmp>

        2. <xmp id="5hhch"><rt id="5hhch"></rt></xmp>

          <rp id="5hhch"></rp>
              <dfn id="5hhch"></dfn>